



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/716,721	11/20/2000	Thomas Edward Horlander	RCA 89,324 / PU000125	9573

24498 7590 08/25/2006

THOMSON LICENSING INC.
PATENT OPERATIONS
PO BOX 5312
PRINCETON, NJ 08543-5312

EXAMINER

HO, CHUONG T

ART UNIT	PAPER NUMBER
----------	--------------

2616

DATE MAILED: 08/25/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

54

Office Action Summary	Application No.	Applicant(s)	
	09/716,721	HORLANDER ET AL.	
	Examiner	Art Unit	
	CHUONG T. HO	2616	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 May 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3-6,8 and 9 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3-6,8 and 9 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 20 November 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 2616

1. Amendment filed 05/26/06 have been entered and made of record.
2. Applicant's arguments filed 05/26/06 have been fully considered but they are not persuasive.

In the page 3, lines 21-23, the applicant alleged that "Swenson shows registers 21-28 for providing serial to parallel output, but say nothing about providing the packet to one of a plurality of devices associated with data application.

The applicant's argument is not persuasive.

Swenson shows providing the packet to one of a plurality of devices (see figure 3, 51-58) associated with data application (see col. 4, lines 51-53, the application of clock pulses C2).

In the page 3, lines 26-31, the applicant alleged that "Swenson is not concerned with controlling the transfer of parallel data to other devices associated with data applications after it is output from the serial to parallel converter. Accordingly, there is no mention of any such devices or an enable logic that provides a data valid signal that identifies which of the plurality of devices is associated with a particular packet of the time-division multiplexed serial data.

Examiner respectfully disagrees. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combination of references. Applicant obviously attacks references as show above. With respect to Swenson, the applicant seems to argue points the examiner has already construes Zaun does teach while

restricting the arguments on the Swenson – Zaun combined to arguments on no motivation.

Based on the broadest reasonable interpretation within the scope of the art, Zaun discloses or suggests with controlling the transfer of parallel data to other devices associated with data applications after it is output from the serial to parallel converter. Accordingly, there is mention of any such devices or an enable logic that provides a data valid signal that identifies which of the plurality of devices is associated with a particular packet of the time-division multiplexed serial data (see page 2, [0020], The converted data from the serial-to-parallel converter 200 is then sent to an input processor (IP) control logic block 202, which generates all of the required control and timing signals for the other processing elements in the input processor 120. One function of the IP control logic 202 is to validate input packets in the input data stream. More particularly, the IP control logic 202 extracts the PID number from the MPEG of the input packets in the 8-bit parallel data and sends the PID number to the address lines of the PID table 122 as well as a PID number buffer 203. If the PID table 122 returns a "valid" bit, either alone or with a "priority" bit if the IP control logic 202 is in a priority mode, the packet will be considered validated and send to the packet buffer 104 for storage).

In the page 4, lines 26-29, the applicant alleged that “serial to parallel converter 200, line the converter of Swenson, does not have a plurality of parallel output lines for providing thereon a packet of said time-division multiplexed serial data in parallel form to one of a plurality of devices associated with data application.

Art Unit: 2616

The applicant's argument is not persuasive.

Swenson does have a plurality of parallel output lines (figure 5B, output lines from selector 84 to devices 101, 102, 103, 104) for providing thereon a packet of said time-division multiplexed serial data in parallel form to one of a plurality of devices (figure 5B, devices 101, 102, 103, 104) associated with data application (see col. 6, lines 53-55, the application of clock pulses C4).

3. Claims 1, 3-5, 6, 8-9 are pending.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1, 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Swenson et al. (U.S. Patent No. 5,926,120) in view of Zaun et al. (U.S. Patent No. 2002/0024610 A1).

Regarding to claim 1, see figure 1, Swenson et al. discloses all the following subject matters: a serial compressed bus interface; comprising:

- A serial-to-parallel converter (parts 21- part 28, see figure 1) having a single serial data input line (see figure 1, lines from part 11 to part 21-28; col. 3, lines 19-21) adapted to receive time-division multiplexed (11) serial data from a

Art Unit: 2616

plurality of data sources (SI (A) – SI (H)), and having a plurality of parallel output lines (8) (see figure 1) for providing thereon a packet of time-division multiplexed (11) serial data in parallel form to one of a plurality of devices associated with data applications (see col. 4, lines 51-53, the application of clock pulses C2) ;

However, Swenson et al. is silent to disclosing Enable logic coupled to each of plurality of devices and adapted to provide at least one data valid signal that identifies each of a plurality of data consumers for which the time-division multiplexed (41) serial data is valid.

Zaun et al. discloses , see figure 1, figure 2, enable logic (IP control loci packet validation) adapted to provide at least one data valid signal that identifies which of a plurality of devices (packet buffer #1, #2, #3, #4, #5, #6) are associated with a particular packet. (see page 2, [0020], The converted data from the serial-to-parallel converter 200 is then sent to an input processor (IP) control logic block 202, which generates all of the required control and timing signals for the other processing elements in the input processor 120. One function of the IP control logic 202 is to validate input packets in the input data stream. More particularly, the IP control logic 202 extracts the PID number from the MPEG of the input packets in the 8-bit parallel data and sends the PID number to the address lines of the PID table 122 as well as a PID number buffer 203. If the PID table 122 returns a "valid" bit, either alone or with a "priority" bit if the IP control logic 202 is in a priority mode, the packet will be considered validated and send to the packet buffer 104 for storage).

Both Swenson and Zaun discloses bit select or data valid signal. Zaun recognizes enable logic adapted to provide at least one data valid signal that identifies which of a plurality of devices (packet buffer #1, #2, #3, #4, #5, #6) are associated with a particular packet. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the system of Swenson with the teaching of Zaun to provide at least one data valid signal that identifies which of a plurality of devices are associated with a particular packet in order to re-multiplexing high speed video, audio, and data signal.

5. Regarding to claim 6, see figures 1, 3, Swenson et al. discloses all the following subject matters: a serial compressed bus interface; comprising:

- Time-division multiplexing (41) the serial compressed data from the plurality of data source (PI (0) – PI (7)) to generate time-division multiplexed serial compressed data onto a single data line (see col. 3, lines 15-21);
- Converting (parts 21-28) (see col. 2, lines 18-22) the time-division multiplexed serial data to a packet of parallel data (8, see figure 1, see col. 1, lines 15-22), and output packet of parallel data (8) for receipt by at least one of plurality of devices associated with data applications (see col. 4, lines 51-53, the application of clock pulses C2) (see col. 4, lines 19-24);
- A serial-to-parallel converter (see figure 3, part 51-part 58) (see col. 2, lines 18-22) having a single serial data input line adapted to receive time-division multiplexed (41) serial data from a plurality of data sources (PI (0) – PI (7)), and having a plurality of parallel output lines (8) for providing thereon a packet of

time-division multiplexed (41) serial data in parallel form (8) to one of a plurality of devices associated with data applications (see col. 4, lines 51-53, the application of clock pulses C2) ;

However, Swenson et al. is silent to disclosing providing at least one data valid signal that identifies which of said plurality of devices are associated with said outputted packet of parallel data.

Zaun et al. discloses , see figure 1, figure 2, providing at least one data valid signal that identifies which of said plurality of devices (packet buffer #1, #2, #3, #4, #5, #6) are associated with said outputted packet of parallel data (see page 2, [0020], The converted data from the serial-to-parallel converter 200 is then sent to an input processor (IP) control logic block 202, which generates all of the required control and timing signals for the other processing elements in the input processor 120. One function of the IP control logic 202 is to validate input packets in the input data stream. More particularly, the IP control logic 202 extracts the PID number from the MPEG of the input packets in the 8-bit parallel data and sends the PID number to the address lines of the PID table 122 as well as a PID number buffer 203. If the PID table 122 returns a "valid" bit, either alone or with a "priority" bit if the IP control logic 202 is in a priority mode, the packet will be considered validated and send to the packet buffer 104 for storage).

Both Swenson and Zaun discloses bit select or data valid signal. Zaun recognizes providing at least one data valid signal that identifies which of said plurality of devices are associated with said outputted packet of parallel data. Thus, it would have been

Art Unit: 2616

obvious to one of ordinary skill in the art at the time of the invention to modify the system of Swenson with the teaching of Zaun to provide at least one data valid signal that identifies which of a plurality of devices are associated with a particular packet in order to re-multiplexing high speed video, audio, and data signal.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 3, 4, 5, 8, 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over combined system (Swenson –Zaun) in view of Pannell (U.S.Patent No. 6,636,483 B1).

In the claim 3, the combined system (Swenson – Zaun) discloses the limitations of claim 1 above.

However, the combined system (Swenson – Zaun) is silent to disclosing a request control circuit (selector 42) adapted to output at least one request signal that requests the time-division multiplexed (41) serial data for at least one of the plurality of devices (51-58) associated with data applications

Pannell discloses a request control circuit (request control state machine 50, see figure 4, col. 6, lines 21-35) adapted to output at least one request signal that requests the time-division multiplexed (multiplexer 52) serial data for at least one of the plurality of devices associated with data applications (see col. 6, lines 21-35).

Both Swenson, Zaun, and Pannell discloses the time division multiplexing, FIFO buffers. Pannell discloses a request control circuit (request control state machine 50, see figur4, col. 6, lines 21-35) adapted to output at least one request signal that requests the time-division multiplexed (multiplexer 52) serial data for at least one of the plurality of devices associated with data applications. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined system (Swenson – Zaun) with the teaching of Pannell to provide a request control circuit adapted to output at least one request signal that requests the time-division multiplexed (multiplexer 52) serial data for at least one of the plurality of devices associated with data applications in order to implement a flow control system for an output buffer.

8. Regarding to claim 4, the combined system (Swenson – Zaun) discloses the limitations of claim 1 above.

However, the combined system (Swenson – Zaun) is silent to disclosing at least one encoder adapted to encode at least one of the at least one data valid signal and the at least one request signal to corresponding to more than one plurality of devices with data applications.

Pannell discloses at least one encoder adapted to encode at least one of the at least one data valid signal and the at least one request signal to corresponding to more than one plurality of devices with data applications (see col. 5, lines 62-67, As it loads packet data into FIFO buffer 32, interface circuit 30 determines from its nibble count when the data packet's source and destination fields (SRC and DEST) appear in FIFO

Art Unit: 2616

buffer 32. At that point network interface 30 pulses a shift in signal causing a FIFO buffer 36 to store the SRC and DEST fields. When FIFO buffer 36 is not empty it deasserts an EMPTY output signal supplied to a request control state machine 50. State machine 50 monitors the EMPTY signal and when the EMPTY signal is deasserted, and input port R0 is not currently forwarding a data packet via the V0 line, state machine 50 transmits an SO signal to FIFO buffer 36 causing it to shift out its longest stored SRC and DEST fields to a translation request generator 38. Translation request generator 38 converts the SRC and DEST fields into an encoded translation request (TRANS_REQ) and, under control of state machine 50, forwards the TRANS_REQ through a multiplexer 52 to a parallel-in, serial-out shift register 56. State machine 50 then serially shifts the translation request out of shift register 56 onto line V0. Address translator 26 of FIG. 2 monitors the V0 line for encoded translation requests, and when it detects a translation request, it reads the address information it conveys and returns an encoded translation response via line V0 to the requesting input port R0).

Both Swenson, Zaun, and Pannell discloses the time division multiplexing, FIFO buffers. Pannell recognizes at least one encoder (address 39) adapted to encode at least one of the at least one data valid signal and the at least one request signal to corresponding to more than one plurality of devices (51-58) with data applications. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined system (Swenson – Zaun) with the teaching of Pannell to provide at least one encoder (address 39) adapted to encode at least one of

the at least one data valid signal and the at least one request signal to corresponding to more than one plurality of devices (51-58) with data applications in order to implement a flow control system for an output buffer.

9. Regarding to claim 5, the combined system (Swenson – Zaun) discloses the limitations of claim 1 above.

However, the combined system (Swenson – Zaun) is silent to disclosing at least one encoder adapted to encode at least one of the at least one data valid signal and the at least one request signal to corresponding to more than one plurality of devices with data applications.

Pannell discloses at least one encoder adapted to encode at least one of the at least one data valid signal and the at least one request signal to corresponding to more than one plurality of devices with data applications (see col. 5, lines 62-67, As it loads packet data into FIFO buffer 32, interface circuit 30 determines from its nibble count when the data packet's source and destination fields (SRC and DEST) appear in FIFO buffer 32. At that point network interface 30 pulses a shift in signal causing a FIFO buffer 36 to store the SRC and DEST fields. When FIFO buffer 36 is not empty it deasserts an EMPTY output signal supplied to a request control state machine 50. State machine 50 monitors the EMPTY signal and when the EMPTY signal is deasserted, and input port R0 is not currently forwarding a data packet via the V0 line, state machine 50 transmits an SO signal to FIFO buffer 36 causing it to shift out its longest stored SRC and DEST fields to a translation request generator 38. Translation request generator 38 converts the SRC and DEST fields into an encoded translation

Art Unit: 2616

request (TRANS_REQ) and, under control of state machine 50, forwards the TRANS_REQ through a multiplexer 52 to a parallel-in, serial-out shift register 56. State machine 50 then serially shifts the translation request out of shift register 56 onto line V0. Address translator 26 of FIG. 2 monitors the V0 line for encoded translation requests, and when it detects a translation request, it reads the address information it conveys and returns an encoded translation response via line V0 to the requesting input port R0).

Both Swenson, Zaun, and Pannell discloses the time division multiplexing, FIFO buffers. Pannell recognizes at least one encoder (address 39) adapted to encode at least one of the at least one data valid signal and the at least one request signal to corresponding to more than one plurality of devices (51-58) with data applications. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined system (Swenson – Zaun) with the teaching of Pannell to provide at least one encoder (address 39) adapted to encode at least one of the at least one data valid signal and the at least one request signal to corresponding to more than one plurality of devices (51-58) with data applications in order to implement a flow control system for an output buffer.

10. In the claim 8, the combined system (Swenson – Zaun) discloses the limitations of claim 1 above.

However, the combined system (Swenson – Zaun) is silent to disclosing the step of encoding a data valid signal to indicate the time-division multiplexed serial compressed data is valid for more than one of devices associated with data application.

Pannell discloses the step of encoding a data valid signal to indicate the time-division multiplexed serial compressed data is valid for more than one of devices associated with data application (see col. 5, lines 62-67, As it loads packet data into FIFO buffer 32, interface circuit 30 determines from its nibble count when the data packet's source and destination fields (SRC and DEST) appear in FIFO buffer 32. At that point network interface 30 pulses a shift in signal causing a FIFO buffer 36 to store the SRC and DEST fields. When FIFO buffer 36 is not empty it deasserts an EMPTY output signal supplied to a request control state machine 50. State machine 50 monitors the EMPTY signal and when the EMPTY signal is deasserted, and input port R0 is not currently forwarding a data packet via the V0 line, state machine 50 transmits an SO signal to FIFO buffer 36 causing it to shift out its longest stored SRC and DEST fields to a translation request generator 38. Translation request generator 38 converts the SRC and DEST fields into an encoded translation request (TRANS_REQ) and, under control of state machine 50, forwards the TRANS_REQ through a multiplexer 52 to a parallel-in, serial-out shift register 56. State machine 50 then serially shifts the translation request out of shift register 56 onto line V0. Address translator 26 of FIG. 2 monitors the V0 line for encoded translation requests, and when it detects a translation request, it reads the address information it conveys and returns an encoded translation response via line V0 to the requesting input port R0).

Both Swenson, Zaun, and Pannell discloses the time division multiplexing, FIFO buffers. Pannell recognizes the step of encoding a data valid signal to indicate the time-division multiplexed serial compressed data is valid for more than one of devices

Art Unit: 2616

associated with data application. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined system (Swenson – Zaun) with the teaching of Pannell to provide the step of encoding a data valid signal to indicate the time-division multiplexed serial compressed data is valid for more than one of devices associated with data application in order to implement a flow control system for an output buffer.

11. In the claim 9, the combined system (Swenson – Zaun) discloses the limitations of claim 1 above.

However, the combined system (Swenson – Zaun) is silent to disclosing the step of encoding a request signal to indicate that the time-division multiplexed serial compressed data is requested by more than one devices associated with data applications.

Pannell discloses the step of encoding a request signal to indicate that the time-division multiplexed serial compressed data is requested by more than one devices associated with data applications (see col. 5, lines 62-67, As it loads packet data into FIFO buffer 32, interface circuit 30 determines from its nibble count when the data packet's source and destination fields (SRC and DEST) appear in FIFO buffer 32. At that point network interface 30 pulses a shift in signal causing a FIFO buffer 36 to store the SRC and DEST fields. When FIFO buffer 36 is not empty it deasserts an EMPTY output signal supplied to a request control state machine 50. State machine 50 monitors the EMPTY signal and when the EMPTY signal is deasserted, and input port R0 is not currently forwarding a data packet via the V0 line, state machine 50 transmits an SO

Art Unit: 2616

signal to FIFO buffer 36 causing it to shift out its longest stored SRC and DEST fields to a translation request generator 38. Translation request generator 38 converts the SRC and DEST fields into an encoded translation request (TRANS_REQ) and, under control of state machine 50, forwards the TRANS_REQ through a multiplexer 52 to a parallel-in, serial-out shift register 56. State machine 50 then serially shifts the translation request out of shift register 56 onto line V0. Address translator 26 of FIG. 2 monitors the V0 line for encoded translation requests, and when it detects a translation request, it reads the address information it conveys and returns an encoded translation response via line V0 to the requesting input port R0).

Both Swenson, Zaun, and Pannell discloses the time division multiplexing, FIFO buffers. Pannell recognizes the step of encoding a request signal to indicate that the time-division multiplexed serial compressed data is requested by more than one devices associated with data applications. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the combined system (Swenson – Zaun) with the teaching of Pannell to provide the step of encoding a request signal to indicate that the time-division multiplexed serial compressed data is requested by more than one devices associated with data applications in order to implement a flow control system for an output buffer.

12. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

Art Unit: 2616

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to CHUONG T. HO whose telephone number is (571) 272-3133. The examiner can normally be reached on 8:00 am to 4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Huy Vu can be reached on (571) 272-3155. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Art Unit: 2616

08/15/06



HUY D. VU
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600